Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	763	703/14.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 17:57
L2	221	1 and @ad<"19980301"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:04
L3	32	coverification	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:05
L4	72	co-verification	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:05
L5	6	4 and @ad<"19980301"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:07
L6	215	co-simulation	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:07
L7	33	6 and @ad<"19980301"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:20
L8	26	codesign and @ad<"19980301"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:20

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	763	703/14.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 17:57
L2	221	1 and @ad<"19980301"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:04
L3	32	coverification	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:05
L4	72	co-verification	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:05
L5	6	4 and @ad<"19980301"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:07
L6	215	co-simulation	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:07
L7	33	6 and @ad<"19980301"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:20
L8	26	codesign and @ad<"19980301"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:23
L9	55	co-design and @ad<"19980301"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/30 18:23

S95	2416	S93 and (wait adj state)	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/31 17:52
S96	63	S95 and (processor adj wait adj state)	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/31 18:23
S97	245	(memory adj simulat$7) and @ad<"19980220"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/03/31 18:24
S98	32	("4130885" | "4315315" | "4455619" | "4527249" | "4584642" | "4587625" | "4677587" | "4695968" | "4725971" | "4725975" | "4744084" | "4787062" | "4827427" | "4862347" | "4882690" | "4901260" | "4918594" | "4922445" | "4937765" | "5029102" | "5062067" | "5111413" | "5151867" | "5175843" | "5198705" | "5222030" | "5313615" | "5392227" | "5528752" | "5544067" | "5559718" | "5819063").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/03/31 18:26

Day : Monday
Date: 3/21/2005

PALM INTRANET

Time: 09:44:15

Inventor Name Search Result

Your Search was:

Last Name = BUCKMASTER
First Name = MICHAEL

Application#	Patent#	Status	Date Filed	Title	Inventor Name
09916148	Not Issued	030	07/25/2001	SYSTEM AND METHOD FOR TESTING AN EMBEDDED MICROPROCESSOR SYSTEM CONTAINING PHYSICAL AND/OR SIMULATED HARDWARE	BUCKMASTER, MICHAEL R.
09024324	6298320	150	02/17/1998	SYSTEM AND METHOD FOR TESTING AN EMBEDDED MICROPROCESSOR SYSTEM CONTAINING PHYSICAL AND/OR SIMULATED HARDWARE	BUCKMASTER, MICHAEL R.

Inventor Search Completed: No Records to Display.

Search Another: Inventor **Last Name** BUCKMASTER **First Name** MICHAEL Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page

Day : Monday
Date: 3/21/2005

PALM INTRANET

Time: 09:44:28

Inventor Name Search Result

Your Search was:

Last Name = BERGER
First Name = ARNOLD

Application#	Patent#	Status	Date Filed	Title	Inventor Name
09435002	Not Issued	161	11/05/1999	MULTI-CHIP IN-CIRCUIT EMULATOR MODULE AND EMULATOR SYSTEM USING SAME	BERGER PH.D, ARNOLD S.
09916148	Not Issued	030	07/25/2001	SYSTEM AND METHOD FOR TESTING AN EMBEDDED MICROPROCESSOR SYSTEM CONTAINING PHYSICAL AND/OR SIMULATED HARDWARE	BERGER, ARNOLD S.
07292590	5051888	250	12/30/1988	DATA PROCESSING SYSTEM FOR COORDINATING MEASUREMENT ACTIVITY UPON PALURURALITY OF EMULATORS	BERGER, ARNOLD S.
07422877	Not Issued	161	10/17/1989	METHOD AND APPARATUS FOR COORDINATING MEASUREMENT ACTIVITY UPON A PLURALITY OF EMULATORS	BERGER, ARNOLD S.
07718728	5202976	150	06/21/1991	METHOD FOR SIMULTANEOUSLY BEGINNING EXECUTION OF USER CODE UPON A PLURALITY OF EMULATORS	BERGER, ARNOLD S.
08006571	Not Issued	161	01/21/1993	ANALYZER CONTROL BUS WITH SIGNAL LINE HAVING CONTEXT DEPENDENT MEANING	BERGER, ARNOLD S.
09024324	6298320	150	02/17/1998	SYSTEM AND METHOD FOR TESTING AN EMBEDDED MICROPROCESSOR SYSTEM CONTAINING PHYSICAL AND/OR SIMULATED HARDWARE	BERGER, ARNOLD S.

Inventor Search Completed: No Records to Display.

IEEE Xplore RELEASE 2.0

Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Thu, 31 Mar 2005, 5:30:09 PM EST

Search Query Display

[redacted]

Recent Search Queries

#1 (hardware simulation) <and> (pyr >= 1993 <and> pyr <= 1998)

#2 (hardware simulation) <and> (pyr >= 1993 <and> pyr <= 1998)

#3 (hardware simulation) <and> (pyr >= 1993 <and> pyr <= 1998)

#4 (hardware simulation) <and> (pyr >= 1993 <and> pyr <= 1998)

[redacted]

Search Session History

Thu, 31 Mar 2005, 5:36:21 PM EST

Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Search Query Display

Recent Search Queries

#1 (hardware simulation) <and> (pyr >= 1993 <and> pyr <= 1998)

#2 (hardware simulation) <and> (pyr >= 1993 <and> pyr <= 1998)

#3 (hardware simulation) <and> (pyr >= 1993 <and> pyr <= 1998)

#4 (hardware simulation) <and> (pyr >= 1993 <and> pyr <= 1998)

#5 (hardware simulator) <and> (pyr >= 1993 <and> pyr <= 1998)

#6 (hardware simulator) <and> (pyr >= 1993 <and> pyr <= 1998)

#7 (hardware simulator) <and> (pyr >= 1993 <and> pyr <= 1998)

#8 (hardware simulator) <and> (pyr >= 1993 <and> pyr <= 1998)

#9 (hardware simulator) <and> (pyr >= 1993 <and> pyr <= 1998)

#10 (hardware simulator) <and> (pyr >= 1993 <and> pyr <= 1998)

Thu, 31 Mar 2005, 5:36:21 PM EST

Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Search Query Display

[redacted]

Recent Search Queries

#1	(hardware simulation) <and> (pyr >= 1993 <and> pyr <= 1998)
#2	(hardware simulation) <and> (pyr >= 1993 <and> pyr <= 1998)
#3	(hardware simulation) <and> (pyr >= 1993 <and> pyr <= 1998)
#4	(hardware simulation) <and> (pyr >= 1993 <and> pyr <= 1998)
#5	(hardware simulator) <and> (pyr >= 1993 <and> pyr <= 1998)
#6	(hardware simulator) <and> (pyr >= 1993 <and> pyr <= 1998)
#7	(hardware simulator) <and> (pyr >= 1993 <and> pyr <= 1998)
#8	(hardware simulator) <and> (pyr >= 1993 <and> pyr <= 1998)
#9	(hardware simulator) <and> (pyr >= 1993 <and> pyr <= 1998)
#10	(hardware simulator) <and> (pyr >= 1993 <and> pyr <= 1998)

[redacted]

☐ **Search Session History**

Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Sat, 2 Apr 2005, 2:30:33 PM EST

Search Query Display

[redacted]

Recent Search Queries

#1 (simulation<or>emulation<and>interrupt) <and> (pyr >= 1992 <and> pyr <= 1997)

#2 (simulation<or>emulation<and>interrupt) <and> (pyr >= 1992 <and> pyr <= 1997)

[redacted]

Indexed by Inspec

Results for "((co-design<in>metadata)) <and> (pyr >= 1995 <and> pyr <= 1998)" e-mail
Your search matched **134** of **1136002** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» View Session History
» New Search

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

((co-design<in>metadata)) <and> (pyr >= 1995 <and> pyr <= 1998)

Check to search only within this results set

Display Format: Citation Citation & Abstract

Select Article Information View: 1-25 | 26-5

1. **Hardware/software co-design**
De Michell, G.; Gupta, R.K.;
Proceedings of the IEEE
Volume 85, Issue 3, March 1997 Page(s):349 - 365
AbstractPlus | References | Full Text: PDF(252 KB) IEEE JNL

2. **A unifying approach to CoDesign**
Achterop, S.; Spaanenburg, L.;
EUROMICRO 97. 'New Frontiers of Information Technology'. Short Contributions., Pro
23rd Euromicro Conference
1-4 Sept. 1997 Page(s):208 - 214
AbstractPlus | Full Text: PDF(468 KB) IEEE CNF

3. **Transformational partitioning for co-design of multiprocessor systems**
Marchioro, G.F.; Daveau, J.-M.; Jerraya, A.A.;
Computer-Aided Design, 1997. Digest of Technical Papers., 1997 IEEE/ACM Internatic
on
9-13 Nov. 1997 Page(s):508 - 515
AbstractPlus | Full Text: PDF(792 KB) IEEE CNF

4. **Hardware/software co-design of the Stanford FLASH multiprocessor**
Heinrich, M.; Ofelt, D.; Horowitz, M.A.; Hennessy, J.;
Proceedings of the IEEE
Volume 85, Issue 3, March 1997 Page(s):455 - 466
AbstractPlus | References | Full Text: PDF(180 KB) IEEE JNL

5. **Partitioning and exploration strategies in the TOSCA co-design flow**
Balboni, A.; Fornaciari, W.; Sciuto, D.;
Hardware/Software Co-Design, 1996. (Codes/CASHE '96), Proceedings., Fourth Intern
on
18-20 March 1996 Page(s):62 - 69
AbstractPlus | Full Text: PDF(672 KB) IEEE CNF

6. **A case study in co-design of communication controllers**
Gerndt, R.;
Hardware/Software Co-Design, 1996. (Codes/CASHE '96), Proceedings., Fourth Intern
on
18-20 March 1996 Page(s):104 - 110
AbstractPlus | Full Text: PDF(572 KB) IEEE CNF

7. **A two-level co-design framework for Xputer-based data-driven reconfigurable ac**
Hartenstein, R.W.; Becker, J.;
System Sciences, 1997, Proceedings of the Thirtieth Hawaii International Conference
Volume 5, 7-10 Jan. 1997 Page(s):125 - 134 vol.5
AbstractPlus | Full Text: PDF(1016 KB) IEEE CNF

8. **Hardware/software co-design in the rapid prototyping of application-specific sig methodology**
Schaming, W.B.;
VHDL International Users' Forum, 1997. Proceedings
19-22 Oct. 1997 Page(s):241 - 250
AbstractPlus | Full Text: PDF(1164 KB) IEEE CNF

9. **High speed video board as a case study for hardware-software co-design**
Herrmann, D.; Maas, E.; Trawny, M.; Ernst, R.; Ruffer, P.; Seitz, M.; Hasenzahl, S.;
Computer Design: VLSI in Computers and Processors, 1996. ICCD '96. Proceedings., International Conference on
7-9 Oct. 1996 Page(s):185 - 190
AbstractPlus | Full Text: PDF(712 KB) IEEE CNF

10. **The design of mixed hardware/software systems**
Adams, J.K.; Thomas, D.E.;
Design Automation Conference Proceedings 1996, 33rd
3-7 June 1996 Page(s):515 - 520
AbstractPlus | Full Text: PDF(528 KB) IEEE CNF

11. **Towards a unified approach to the testability of co-designed systems**
Le Traon, Y.; Robach, C.;
Software Reliability Engineering, 1995. Proceedings., Sixth International Symposium o
24-27 Oct. 1995 Page(s):278 - 285
AbstractPlus | Full Text: PDF(620 KB) IEEE CNF

12. **Testability analysis of co-designed systems**
Le Traon, Y.; Robach, C.;
Test Symposium, 1995., Proceedings of the Fourth Asian
23-24 Nov. 1995 Page(s):206 - 212
AbstractPlus | Full Text: PDF(596 KB) IEEE CNF

13. **An arbiter synthesis approach based on arbitration scheme generation/selection design**
Zitouni, A.; Abid, M.; Tourki, R.;
Electronics, Circuits and Systems, 1998 IEEE International Conference on
Volume 1, 7-10 Sept. 1998 Page(s):521 - 526 vol.1
AbstractPlus | Full Text: PDF(476 KB) IEEE CNF

14. **An efficient hardware/software co-design implementation for broadband telecom applications**
Rower, T.; Stadler, M.; Felber, N.; Fichtner, W.; Thalmann, M.;
Global Telecommunications Conference, 1998. GLOBECOM 98. The Bridge to Global
Volume 3, 8-12 Nov. 1998 Page(s):1676 - 1681 vol.3
AbstractPlus | Full Text: PDF(432 KB) IEEE CNF

15. **Intellectual property re-use in embedded system co-design: an industrial case st**
Filippi, E.; Lavagno, L.; Licciardi, L.; Montanaro, A.; Paolini, M.; Passerone, R.; Sgroi, M
Vincentelli, A.;
System Synthesis, 1998. Proceedings. 11th International Symposium on
2-4 Dec. 1998 Page(s):37 - 42
AbstractPlus | Full Text: PDF(76 KB) IEEE CNF

16. **Hw/Sw codesign of an ATM network interface card starting from a system level s**
Zergainoh, N.-E.; Marchioro, G.F.; Jerraya, A.A.;

Signals, Systems, and Electronics, 1998. ISSSE 98. 1998 URSI International Symposi
29 Sept.-2 Oct. 1998 Page(s):315 - 320

AbstractPlus | Full Text: PDF(708 KB) **IEEE CNF**

17. **Applying hardware/software co-design to systems-on-a-chip**
Berger, A.S.;
WESCON/98
15-17 Sept. 1998 Page(s):22 - 28

AbstractPlus | Full Text: PDF(608 KB) **IEEE CNF**

18. **Hardware/software co-design of an ATM network interface card: a case study**
Daveau, J.-M.; Marchioro, G.; Amine Jerraya, A.;
Hardware/Software Codesign, 1998. (CODES/CASHE '98) Proceedings of the Sixth In
Workshop on
15-18 March 1998 Page(s):111 - 115

AbstractPlus | Full Text: PDF(60 KB) **IEEE CNF**

19. **Synthesis of communicating controllers for concurrent hardware/software syste**
Niemann, R.; Marwedel, P.;
Design, Automation and Test in Europe, 1998., Proceedings
23-26 Feb. 1998 Page(s):912 - 913

AbstractPlus | Full Text: PDF(376 KB) **IEEE CNF**

20. **Hardware/software co-design of a fingerprint recognition system**
Sagar, V.K.; Greening, C.; Tan, W.Y.; Leung, C.S.A.;
Partitioning in Hardware-Software Codesigns, IEE Colloquium on
13 Feb 1995 Page(s):10/1 - 10/5

AbstractPlus | Full Text: PDF(216 KB) **IEE CNF**

21. **Planar clock routing for high performance chip and package co-design**
Qing Zhu; Wayne Wei-Ming Dai;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 4, Issue 2, June 1996 Page(s):210 - 226

AbstractPlus | References | Full Text: PDF(1312 KB) **IEEE JNL**

22. **Considering test economics in the process of hardware/software partitioning**
Al-Hayek, G.; Le-Traon, Y.; Robach, C.;
EUROMICRO 96. 'Beyond 2000: Hardware and Software Design Strategies'., Proceed
EUROMICRO Conference
2-5 Sept. 1996 Page(s):28 - 34

AbstractPlus | Full Text: PDF(540 KB) **IEEE CNF**

23. **A platform for co-design and co-synthesis based on FPGA**
Mosanya, E.; Perrier, J.-Y.; Goeke, M.; Rampogna, F.; Linder, J.; Sanchez, E.;
Rapid System Prototyping, 1996. Proceedings., Seventh IEEE International Workshop
19-21 June 1996 Page(s):11 - 16

AbstractPlus | Full Text: PDF(396 KB) **IEEE CNF**

24. **A formal approach to HW/SW co-design: the INSYDE project**
Sinclair, D.; Cuypers, L.; Verschaeve, K.; Holz, E.; Birbas, A.; Mariatos, V.; Kyrloglou, I
Engineering of Computer-Based Systems,1996. Proceedings., IEEE Symposium and V
11-15 March 1996 Page(s):372 - 381

AbstractPlus | Full Text: PDF(672 KB) **IEEE CNF**

25. **CoDe-X: a novel two-level hardware/software co-design framework**
Hartenstein, R.W.; Becker, J.; Kress, R.; Reinig, H.;
VLSI Design, 1996. Proceedings., Ninth International Conference on
3-6 Jan. 1996 Page(s):81 - 84

AbstractPlus | Full Text: PDF(456 KB) **IEEE CNF**

Results for "(simulation<or>emulation<and>interrupt) <and> (pyr >= 1992 <and> pyr <= 1997)" e-mail
Your search matched **66237** of **1137806** documents.
A maximum of **500** results are displayed, **50** to a page, sorted by **Relevance** in **Descending** order.

» View Session History

» New Search

Modify Search

(simulation<or>emulation<and>interrupt) <and> (pyr >= 1992 <and> pyr <= 1997)

Check to search only within this results set

Display Format: Citation Citation & Abstract

» **Key**

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select **Article Information** **View: 1-50** | 51-100 | 101-150 | 151-200

1. **Computer simulation**
Fishwick, P.A.;
Potentials, IEEE
Volume 15, Issue 1, Feb.-March 1996 Page(s):24 - 27
AbstractPlus | Full Text: PDF(1188 KB) **IEEE JNL**

2. **Wargaming**
Smith, R.D.;
Potentials, IEEE
Volume 14, Issue 4, Oct.-Nov. 1995 Page(s):19 - 22
AbstractPlus | Full Text: PDF(448 KB) **IEEE JNL**

3. **Simulation**
Fraser, M.D.;
Potentials, IEEE
Volume 11, Issue 1, Feb. 1992 Page(s):15 - 18
AbstractPlus | Full Text: PDF(500 KB) **IEEE JNL**

4. **SIMD parallel discrete-event dynamic system simulation**
Patsis, N.T.; Chun-Hung Chen; Larson, M.E.;
Control Systems Technology, IEEE Transactions on
Volume 5, Issue 1, Jan. 1997 Page(s):30 - 41
AbstractPlus | References | Full Text: PDF(328 KB) **IEEE JNL**

5. **Bit-parallel multidelay simulation**
Yun Sik Lee; Maurer, P.M.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 15, Issue 12, Dec. 1996 Page(s):1547 - 1554
AbstractPlus | References | Full Text: PDF(196 KB) **IEEE JNL**

6. **Transient simulation of integrated circuits in the charge-voltage plane**
Devgan, A.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 15, Issue 11, Nov. 1996 Page(s):1379 - 1390
AbstractPlus | References | Full Text: PDF(1056 KB) **IEEE JNL**

7. **Using VHDL for board level simulation**
Habinc, S.; Sinander, P.;
Design & Test of Computers, IEEE
Volume 13, Issue 3, Fall 1996 Page(s):66 - 78

AbstractPlus | References | Full Text: PDF(3020 KB) IEEE JNL

8. **HOPE: an efficient parallel fault simulator for synchronous sequential circuits**
Hyung Ki Lee; Dong Sam Ha;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 15, Issue 9, Sept. 1996 Page(s):1048 - 1058
AbstractPlus | References | Full Text: PDF(1184 KB) IEEE JNL

9. **Asynchronous parallel discrete event simulation**
Yi-Bing Lin; Fishwick, P.A.;
Systems, Man and Cybernetics, Part A, IEEE Transactions on
Volume 26, Issue 4, July 1996 Page(s):397 - 412
AbstractPlus | References | Full Text: PDF(1404 KB) IEEE JNL

10. **Time-domain non-Monte Carlo noise simulation for nonlinear dynamic circuits w excitations**
Demir, A.; Liu, E.W.Y.; Sangiovanni-Vincentelli, A.L.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 15, Issue 5, May 1996 Page(s):493 - 505
AbstractPlus | References | Full Text: PDF(1348 KB) IEEE JNL

11. **Sampled data simulation of linear and nonlinear circuits**
Opal, A.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 15, Issue 3, March 1996 Page(s):295 - 307
AbstractPlus | References | Full Text: PDF(1184 KB) IEEE JNL

12. **Multilevel and mixed-domain simulation of analog circuits and systems**
Saleh, R.A.; Antao, B.A.A.; Singh, J.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 15, Issue 1, Jan. 1996 Page(s):68 - 82
AbstractPlus | References | Full Text: PDF(1460 KB) IEEE JNL

13. **A knowledge-based simulation environment for hierarchical flexible manufacturi**
Zeigler, B.P.; Cho, T.H.; Rozenblit, J.W.;
Systems, Man and Cybernetics, Part A, IEEE Transactions on
Volume 26, Issue 1, Jan. 1996 Page(s):81 - 90
AbstractPlus | References | Full Text: PDF(1104 KB) IEEE JNL

14. **On the proof of correctness of "Yet another asynchronous distributed discrete e algorithm (YADDES)"**
Ghosh, S.;
Systems, Man and Cybernetics, Part A, IEEE Transactions on
Volume 26, Issue 1, Jan. 1996 Page(s):68 - 80
AbstractPlus | References | Full Text: PDF(1244 KB) IEEE JNL

15. **Active timing multilevel fault-simulation with switch-level accuracy**
Meyer, W.; Camposano, R.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 14, Issue 10, Oct. 1995 Page(s):1241 - 1256
AbstractPlus | Full Text: PDF(1504 KB) IEEE JNL

16. **Algorithms and models for cellular based topography simulation**
Strasser, E.; Selberherr, S.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 14, Issue 9, Sept. 1995 Page(s):1104 - 1114
AbstractPlus | Full Text: PDF(1000 KB) IEEE JNL

17. **Cellular automata for efficient parallel logic and fault simulation**
Yih-Lang Li; Cheng-Wen Wu;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on

Volume 14, Issue 6, June 1995 Page(s):740 - 749

AbstractPlus | Full Text: PDF(940 KB) IEEE JNL

18. **Device and circuit simulation of quantum electronic devices**
Mohan, S.; Sun, J.P.; Mazumder, P.; Haddad, G.I.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 14, Issue 6, June 1995 Page(s):653 - 662

AbstractPlus | Full Text: PDF(884 KB) IEEE JNL

19. **A probabilistic timing approach to hot-carrier effect estimation**
Ping-Chung Li; Stamoulis, G.I.; Hajj, I.N.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 10, Oct. 1994 Page(s):1223 - 1234

AbstractPlus | Full Text: PDF(1180 KB) IEEE JNL

20. **NODIFS-simulating faults fast**
Ghosh, S.;
Circuits and Devices Magazine, IEEE
Volume 10, Issue 5, Sept. 1994 Page(s):26 - 38

AbstractPlus | Full Text: PDF(1124 KB) IEEE JNL

21. **Models and algorithms for three-dimensional topography simulation with SAMPI**
Scheckler, E.W.; Neureuther, A.R.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 2, Feb. 1994 Page(s):219 - 230

AbstractPlus | Full Text: PDF(1144 KB) IEEE JNL

22. **A cache-based method for accelerating switch-level simulation**
Jones, L.G.; Blaauw, D.T.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 2, Feb. 1994 Page(s):211 - 218

AbstractPlus | Full Text: PDF(792 KB) IEEE JNL

23. **Efficient symbolic simulation-based verification using the parametric form of Bo expressions**
Jain, P.; Gopalakrishnan, G.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 8, Aug. 1994 Page(s):1005 - 1015

AbstractPlus | Full Text: PDF(1096 KB) IEEE JNL

24. **Fault simulation for multiple faults by Boolean function manipulation**
Takahashi, N.; Ishiura, N.; Yajima, S.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 4, April 1994 Page(s):531 - 535

AbstractPlus | Full Text: PDF(580 KB) IEEE JNL

25. **Gateways: a technique for adding event-driven behavior to compiled simulations**
Maurer, P.M.; Yun Sik Lee;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 3, March 1994 Page(s):338 - 352

AbstractPlus | Full Text: PDF(1320 KB) IEEE JNL

26. **Algorithms for simulation of three-dimensional etching**
Toh, K.K.H.; Neureuther, A.R.; Scheckler, E.W.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 5, May 1994 Page(s):616 - 624

AbstractPlus | Full Text: PDF(672 KB) IEEE JNL

27. **Adaptively controlled explicit simulation**
Devgan, A.; Rohrer, R.A.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 6, June 1994 Page(s):746 - 762

AbstractPlus | Full Text: PDF(1256 KB) IEEE JNL

28. **Creator: new advanced concepts in concurrent simulation**
Gai, S.; Montessoro, P.L.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 6, June 1994 Page(s):786 - 795

AbstractPlus | Full Text: PDF(912 KB) IEEE JNL

29. **ILLIADS: a fast timing and reliability simulator for digital MOS circuits**
Shih, Y.-H.; Leblebici, Y.; Kang, S.-M.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 12, Issue 9, Sept. 1993 Page(s):1387 - 1402

AbstractPlus | Full Text: PDF(1348 KB) IEEE JNL

30. **Bit error simulation for π/4 DQPSK mobile radio communications using two-ray : measurement-based impulse response models**
Fung, V.; Rappaport, T.S.; Thoma, B.;
Selected Areas in Communications, IEEE Journal on
Volume 11, Issue 3, April 1993 Page(s):393 - 405

AbstractPlus | Full Text: PDF(1116 KB) IEEE JNL

31. **VLSI logic and fault simulation on general-purpose parallel computers**
Mueller-Thuns, R.B.; Saab, D.G.; Damiano, R.F.; Abraham, J.A.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 12, Issue 3, March 1993 Page(s):446 - 460

AbstractPlus | Full Text: PDF(1256 KB) IEEE JNL

32. **The CDB/HCDB semiconductor wafer representation server**
Walker, D.M.H.; Kellen, C.S.; Svoboda, D.M.; Strojwas, A.J.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 12, Issue 2, Feb. 1993 Page(s):283 - 295

AbstractPlus | Full Text: PDF(1276 KB) IEEE JNL

33. **Design issues in parallel simulation languages**
Rajaei, H.; Ayani, R.;
Design & Test of Computers, IEEE
Volume 10, Issue 4, Dec. 1993 Page(s):52 - 63

AbstractPlus | Full Text: PDF(1212 KB) IEEE JNL

34. **Acoustic double layers in multispecies plasma**
Gray, P.C.; Hudson, M.K.; Lotko, W.;
Plasma Science, IEEE Transactions on
Volume 20, Issue 6, Dec. 1992 Page(s):745 - 755

AbstractPlus | Full Text: PDF(1116 KB) IEEE JNL

35. **Structuring of a plasma shell expanding into a magnetized plasma at sub-Alfveni**
Brecht, S.H.; Gladd, N.T.;
Plasma Science, IEEE Transactions on
Volume 20, Issue 6, Dec. 1992 Page(s):678 - 690

AbstractPlus | Full Text: PDF(1056 KB) IEEE JNL

36. **Identification of model structure via qualitative simulation**
Guariso, G.; Rizzoli, A.; Werthner, H.;
Systems, Man and Cybernetics, IEEE Transactions on
Volume 22, Issue 5, Sept.-Oct. 1992 Page(s):1075 - 1086

AbstractPlus | Full Text: PDF(1160 KB) IEEE JNL

37. **An incremental zero/integer delay switch-level simulation environment**

Jones, L.G.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 11, Issue 9, Sept. 1992 Page(s):1131 - 1139

AbstractPlus | Full Text: PDF(864 KB) IEEE JNL

38. **Two new techniques for unit-delay compiled simulation**
Maurer, P.M.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 11, Issue 9, Sept. 1992 Page(s):1120 - 1130

AbstractPlus | Full Text: PDF(1012 KB) IEEE JNL

39. **Theory of instability-generated divergence of intense ion beams from applied-B i**
Quintenz, J.P.; Desjarlais, M.P.; Pointon, T.D.; Slutz, S.A.; Seidel, D.B.; Mehlhorn, T.A
Kiefer, M.L.; Krall, N.A.; Bacon, L.D.;
Proceedings of the IEEE
Volume 80, Issue 6, June 1992 Page(s):971 - 984

AbstractPlus | Full Text: PDF(1436 KB) IEEE JNL

40. **A compiled-code hardware accelerator for circuit simulation**
Lewis, D.M.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 11, Issue 5, May 1992 Page(s):555 - 565

AbstractPlus | Full Text: PDF(940 KB) IEEE JNL

41. **Simulation and analysis of transient faults in digital circuits**
Yang, F.L.; Saleh, R.A.;
Solid-State Circuits, IEEE Journal of
Volume 27, Issue 3, March 1992 Page(s):258 - 264

AbstractPlus | Full Text: PDF(652 KB) IEEE JNL

42. **Advanced integrated-circuit reliability simulation including dynamic stress effect**
Hsu, W.-J.; Sheu, B.J.; Gowda, S.M.; Hwang, C.-G.;
Solid-State Circuits, IEEE Journal of
Volume 27, Issue 3, March 1992 Page(s):247 - 257

AbstractPlus | Full Text: PDF(908 KB) IEEE JNL

43. **A strategy to verify chassis controller software-dynamics, hardware, and automa**
Wagner, J.R.; Keane, J.F.;
Systems, Man and Cybernetics, Part A, IEEE Transactions on
Volume 27, Issue 4, July 1997 Page(s):480 - 493

AbstractPlus | References | Full Text: PDF(320 KB) IEEE JNL

44. **Simulation of structural steel erection to assess innovations**
Slaughter, E.S.; Eraso, M.;
Engineering Management, IEEE Transactions on
Volume 44, Issue 2, May 1997 Page(s):196 - 207

AbstractPlus | References | Full Text: PDF(184 KB) IEEE JNL

45. **Quick simulation: a review of importance sampling techniques in communicatio**
Smith, P.J.; Shafi, M.; Hongsheng Gao;
Selected Areas in Communications, IEEE Journal on
Volume 15, Issue 4, May 1997 Page(s):597 - 613

AbstractPlus | References | Full Text: PDF(484 KB) IEEE JNL

46. **A time-domain optical transmission system simulation package accounting for n polarization-related effects in fiber**
Carena, A.; Curri, V.; Gaudino, R.; Poggiolini, P.; Benedetto, S.;
Selected Areas in Communications, IEEE Journal on
Volume 15, Issue 4, May 1997 Page(s):751 - 765

AbstractPlus | References | Full Text: PDF(504 KB) IEEE JNL

47. **Computer modeling and simulation of the Optoelectronic Technology Consortiu bus**
Whitlock, B.K.; Pepeljugoski, P.K.; Kuchta, D.M.; Crow, J.D.; Kang, S.-M.;
Selected Areas in Communications, IEEE Journal on
Volume 15, Issue 4, May 1997 Page(s):717 - 730
AbstractPlus | References | Full Text: PDF(316 KB) IEEE JNL

48. **Behavior-mode simulation of power electronic circuits**
Jin, H.;
Power Electronics, IEEE Transactions on
Volume 12, Issue 3, May 1997 Page(s):443 - 452
AbstractPlus | References | Full Text: PDF(204 KB) IEEE JNL

49. **Fast time-domain simulation by waveform relaxation methods**
Sun, J.; Grotstollen, H.;
Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [: and Systems I: Regular Papers, IEEE Transactions on]
Volume 44, Issue 8, Aug. 1997 Page(s):660 - 666
AbstractPlus | References | Full Text: PDF(160 KB) IEEE JNL

50. **A multisegment computer simulation of normal human gait**
Gilchrist, L.A.; Winter, D.A.;
Rehabilitation Engineering, IEEE Transactions on [see also IEEE Trans. on Neural Sys Rehabilitation]
Volume 5, Issue 4, Dec. 1997 Page(s):290 - 299
AbstractPlus | References | Full Text: PDF(188 KB) IEEE JNL

View: **1-50** | 51-100 | 101-150 | 151-200